# Emerging Computer Architectures

Spatially Efficient in-Memory Addition Through Destructive and Non-Destructive Operations
,” in IEEE International Symposium on Circuits and Systems, Sapporo, Japan, 2019.

, “
Free Binary Decision Diagram Based Synthesis of Compact Crossbars for in-Memory Computing of Boolean Functions
,” Transactions on Circuits and Systems (TCAS) II, 2018. TCAS_FlowBasedComputing.pdf

, “
Free BDD based Computer-aided Design of Compact Memristor Crossbars for in-Memory Computing
,” in 14th IEEE / ACM International Symposium on Nanoscale Architectures (NANOARCH), Athens, Greece, 2018.

, “
Fault-Tolerant In-Memory Computing Using Paths-Based Logic and Heterogeneous Components
,” in Design, Automation, and Test in Europe (DATE), Dresden, Germany, 2018.Abstract

, “
In-Memory Execution of Compute Kernels using Flow-based Memristive Crossbar Computing
,” in IEEE International Conference on Rebooting Computing 2017, Washington D.C., 2017.Abstract icrc2017.pdf

, “
A Compact 8-bit Adder Design using In-Memory Memristive Computing: Towards Solving the Feynman Grand Prize Challenge
,” in 13th ACM/IEEE International Symposium on Nanoscale Architectures, Newport, USA, 2017, pp. in press.Abstract feynmangrandprize_nanoarch2017.pdf

, “
Computation of Boolean Matrix Chain Products in 3D ReRAM
,” in IEEE International Symposium on Circuits and Systems (ISCAS), Baltimore, MD, 2017, pp. 2643-2646.Abstract 3d_reram_iscas_2017.pdf

, “
In-Memory Flow-Based Stochastic Computing on Memristor Crossbars using Bit-Vector Stochastic Streams
,” in IEEE International Conference on Nanotechnology (IEEE NANO), Pittsburgh, PA, 2017, pp. in press. ieeenano2017_JHA.pdf

, “
Design of Compact Memristive In-Memory Computing Systems using Model Counting
,” in IEEE International Symposium on Circuits and Systems (ISCAS)., Baltimore, MD, 2017, pp. 2655-2658.Abstract MLnFM_iscas2017.pdf

, “
Automated synthesis of compact crossbars for sneak-path based in-memory computing
,” in 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, pp. 770–775.Abstract crossbarsusingformalmethods.pdf

, “
Automated synthesis of stochastic computational elements using decision procedures
,” in Circuits and Systems (ISCAS), 2016 IEEE International Symposium on, 2016, pp. 1678–1681.

, “
Computation of boolean formulas using sneak paths in crossbar computing
”, US Patent: 9319047, 2016. patent2016_memristorcomputing_jha.pdf

, “US Patent 9,319,047

Flow-based computing on nanoscale crossbars: Design and implementation of full adders
,” in Circuits and Systems (ISCAS), 2016 IEEE International Symposium on, 2016, pp. 1870–1873. iscas2016_flowmemristor_jha_01.pdf

, “
Parallel boolean matrix multiplication in linear time using rectifying memristors
,” in Circuits and Systems (ISCAS), 2016 IEEE International Symposium on, 2016, pp. 1874–1877. iscas2016_parallel_memristor_jha.pdf

, “
Automated synthesis of crossbars for nanoscale computing using formal methods
,” in Nanoscale Architectures (NANOARCH), 2015 IEEE/ACM International Symposium on, 2015, pp. 130–136.Abstract nanoarch-2.pdf

, “
Fault-tolerant in-memory crossbar computing using quantified constraint solving
,” in Computer Design (ICCD), 2015 33rd IEEE International Conference on, 2015, pp. 101–108.Abstract iccd2015.pdf

, “
Parallel computing using memristive crossbar networks: Nullifying the processor-memory bottleneck
,” in Design & Test Symposium (IDT), 2014 9th International, 2014, pp. 147–152.Abstract idt2014.pdf

, “